Abstract-This paper presents a low power, high speed SiGe DDS MMIC with 9-bit phase and 7-bit amplitude resolutions. This DDS MMIC is the first reported GHz range output DDS with direct digital frequency and phase modulation capabilities. Using more than eight thousand transistors, the DDS MMIC includes a 9-bit CLA accumulator for phase accumulation, a 9-bit CLA adder for phase modulation and a 7-bit sine-weighted DAC. The core area of the DDS occupies 1.7×2.0 mm 2 . The DDS consumes low power of 2.0 W under a 3.3 V single power supply even with the added modulation blocks. The narrow band spurious-free-dynamic range (SFDR) is measured as 35dBc with the maximum update frequency of 2.9 GHz. The DDS MMIC is packaged and tested in an LCC-44 cavity.
I. INTRODUCTION
The direct digital synthesizer (DDS) is a key component for the next generation radar and communication systems. Recent developments in radar systems require frequency synthesis with low power consumption, high output frequency, fine frequency resolution, fast channel switching and versatile modulation capability. Linear frequency modulation (FM) (chirp modulation) is widely used in radars to achieve high range resolution, while pulsed phase modulation (PM) can provide anti-jamming capability. With fine frequency resolution, fast channel switching and versatile modulation capabilities, the DDS provides frequency synthesis and direct modulation capabilities that cannot be easily implemented by means of other synthesizer tools such as the analog-based phase-locked loop (PLL) synthesizers. It is difficult for conventional PLL-based frequency synthesizers to meet these requirements due to internal loop delay, low resolution, modulation problems and the limited tuning range of the voltage-controlled oscillator (VCO). The increasing availability of ultra high-speed DACs allows a DDS to operate at mm-wave frequency. However, none of the mm-wave DDS developed so far provides the desired modulation capability [1] - [3] . To achieve very high speed, all the existing DDS MMICs used pipeline accumulators that can work only with a constant input frequency control word (FCW), and thus no frequency modulation can be done [1] - [5] . To implement the direct frequency or phase modulations, carry-look-ahead (CLA) or ripple carry adder (RCA) architectures have to be used with penalty of reduced speed. This DDS MMIC represents the first reported GHz range output DDS with direct digital frequency and phase modulation capabilities. The output gives a larger than 35 dBc narrow band SFDR at maximum update frequency of 2.9 GHz.
II. CIRCUIT IMPLEMENTATION
This DDS adopts a ROM-less architecture which combines both the sine/cosine mapping and digital-to-analog conversion together in a sine-weighted digital-to-analog converter (DAC). The block diagram of the 9-bit 2.9 GHz ROM-less DDS is shown in Fig.1 . The major parts of the ROM-less DDS are a 9-bit CLA phase accumulator, a 9-bit CLA full adder and a 7-bit sine-weighted DAC. The 9-bit phase accumulator output modulates with the 9-bit phase control word (PCW) and truncated to 8 bits. After phase modulation and truncation, the highest 8 bit output is fed into the sine-weighted DAC. The two most significant bits (MSB) of the residue are used to determine the quadrant of the sine wave. The MSB output of the phase accumulator is used to provide the proper mirroring of the sine waveform about the π phase point. The 2nd MSB is used to invert the remaining 6 bits for the 2nd and 4th quadrants of the sine wave by a 1's complementor, and the outputs of the complementor are applied to the sine-weighted DAC to form a quarter of the sine waveform. Because of the π phase point mirroring, the total amplitude resolution of the sine-weighted DAC is 7 bit.
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Level II CLA 
A. 9-bit Carry Look Ahead Adder/Accumulator
To perform a direct digital modulation, the adder must have no latency. Pipelined accumulator is not suitable because of its big latencies and can only handle a fixed FCW. In this design, CLA adder is used to implement the direct digital modulations due to its small delays beyond other zero latency architectures. A 9-bit CLA adder is used to implement the 9-bit accumulator. Fig.2 shows the architecture of the 9-bit CLA adder. The output and carry out for each bit are calculated as Carry out:
where c i is the carry out and c i−1 is the carry in or the carry out from the previous bit. g i and p i are the carry generate and carry propagate in level I CLA. The first level carry out can be obtained by
where Carry generate:
and the second level carry out can be obtained by
where second level propagates are obtained by
and second generates are obtained by
In the above equations, all the logics must be implemented within less than three inputs. This is selected to compromise with the power supply voltage and CML logics. Under a 3.3 V power supply and a SiGe HBT base-collector voltage of 0.85 V 0.9 V, all the digital logic is implemented using 3 level current mode logic (CML) with differential output swings (2); and (E) two gates delay to calculate sum and carry out from equation (1) . Therefore the 9-bit CLA adder needs only 10 AND gates delay, which has a much less delay than the ripple carry adder's (2N-1) = 17 gate delays especially for high resolution adders while it is much slower than the pipelined counterpart.
B. 7-bit Sine-weighted DAC
The structure of the sine-weighted DAC is shown in Fig.3 . Since the quadrant of the sine waveform was determined by the two MSBs, the left 6 bits are used to control the switch matrix and generate the amplitude for a quarter phase (0 π/2) sine wave. The current source matrix is calculated by the below equations and shown in Table I .
, for k = 0
The sine-weighted DAC current source matrix provides totally 128 unit current sources. The unit current of each current source is set as 105 µA. The largest current in the current source is 315 µA, which is composed of 3 unit current sources. The current switch contains two differential pairs with cascode current sources for better isolation and current mirror accuracy. The current outputs are converted to differential voltages by a pair of off-chip 15 Ω pull-up resistors. Fig.4 shows that the currents from the cascode current sources are fed to outputs OU T p and OU T m by pairs of switches (M sw ). The MSB controls the selection between different half periods. The current switch contains two differential pairs with minimum size transistors and a cascode transistor to isolate the current sources from the switches, which improves the bandwidth of the switching circuits. For the layout, vertical devices SiGe HBTs are used with a degeneration resistor to improve the current source matching. All the current source transistors are randomly distributed in the current source matrix. Two dummy rows and columns have been added around the current source array to avoid edge effects. In order to minimize the phase difference of the clock to the flip-flops, an H-tree clock scheme is used to make the clock signal reach each block simultaneously in both the adder/accumulator and DAC.
III. EXPERIMENT RESULTS
Figs.5-7 illustrate the measured DDS output spectra and waveforms for different output and clock frequencies without modulations. Fig.5 presents a 509 MHz DDS output with a 2.5 GHz clock input, with the FCW equals to 104. The measured output power is approximately 0 dBm and the measured narrow band SFDR is approximately 48 dBc. Fig.6 gives the measured DDS output spectrum with 1.444 GHz Nyquist Fig.8 shows the measured DDS output with FCW = 2 frequency modulated by a step of ∆FCW = 1. The frequency before the step is 9.375 MHz with FCW = 2 and after the step is 14.0625 MHz with FCW = 3. Fig.9 shows the measured DDS output with FCW = 2 phase modulated by a step of ∆PCW=256 with respect to 180
• phase shift. The output frequency is 10 MHz with a 2.5GHz clock.
All measurements were done in LCC-44 packaged parts without deglitch filter or calibrating the losses of the cables and PCB tracks. phase modulation capabilities and has more than GHz output frequency. Some commercial parts have the FM and PM capabilities, but all the parts work no more than 1 GHz and can only output less than 500 MHz frequency. The die photo of the SiGe DDS MMIC is shown in Fig.10 . This DDS design is quite compact with an active area of 1.7×2.0 mm 2 and a total die area of 2.5×3.0 mm 2 .
IV. CONCLUSION
Implemented in a 0.13 µm SiGe BiCMOS technology with f T /f max of 200/250 GHz, this paper presented a 9-bit 2.9 GHz SiGe DDS MMIC design with direct digital 9-bit frequency and 9-bit phase modulations. With Nyquist output, the DDS achieves a maximum clock frequency of 2.9 GHz, and a narrow band SFDR of 35 dBc. It has low power consumption as well. The power consumption is approximately 2.0 W under a single 3.3 V power supply even with added modulation blocks. This DDS MMIC is the first reported GHz range output DDS with direct digital frequency and phase modulation capabilities.
